Communications Eng.

الفترة الإمتحانية: الأولى<br>مدة الامتحان: ساعة ونصف الائ<br>الفصل: الأول



اسم المقرر: الدارات المنطقية
عدد الصفحات: 5

## Part _I. Choose the correct answer: [25 marks]


16. Decoder is a digital circuit that converts coded information into a
A. noncoded form
B. coded form
C. specified form
D. all answers $(\mathrm{A}, \mathrm{B}, \mathrm{C})$ are not valid
17. Encoder a digital circuit that converts information to a coded form
A. noncoded form
B. coded form
C. specified form
D. all answers $(\mathrm{A}, \mathrm{B}, \mathrm{C})$ are not valid
18. Full-adder a digital circuit that adds two bits and an input carry to produce a
A. sum output only
B. output carry only
C. sum and an output carry
D. all answers $(\mathrm{A}, \mathrm{B}, \mathrm{C})$ are valid
19. Multiplexer is a circuit that switches digital data from several input lines onto a
A. single output
B. multi single output
C. several
single
D. all answers
line
line
output line
(A,B,C) are valid
20. An active HIGH input S-R latch is formed by the cross-coupling of
A. two NAND gates
B. two NOR gates
C. two OR gates
D. two AND gates
21. A flip-flop changes its state during the
A. falling edge of the clock pulse
B. rising edge of the clock pulse
C. both answers (A) and (B)
D. all answers
(A,B,C) are not valid
22. For an edge-triggered D flip-flop,
A. a change in the state
B. the state that the
C. the output follows of the flip-flop can occur only at a clock pulse edge flip-flop goes to the input at each depends on the D input
clock pulse
D. all answers
(A,B,C) are valid
23. J-K flip-flop is SET when
A. $\mathrm{J}=1, \mathrm{~K}=1$
B. $\mathrm{J}=0, \mathrm{~K}=0$
C. $\mathrm{J}=0, \mathrm{~K}=1$
D. $\mathrm{J}=1, \mathrm{~K}=0$
24. A register's functions include
A. data storage
B. data movement
C. neither (a) not (b)
D. both (a) and (b)
25. To enter a byte of data serially into an 8 -bit shift register, there must be
A. one clock pulse
B. two clock pulses
C. four clock pulses
D. eight clock pulses

## Part II. Solve each of the following problems

| 1. | For the Exclusive-OR gate, write the Boolean expression and construct its truth table. <br> [4 marks] |
| :--- | :--- |
| 2. | Apply DeMorgan's theorems to each expression: <br> a. $\frac{A(B+C)}{}$ <br> b. $\frac{(4+\bar{B})(\bar{C}+D)}{(4)}$ |
| 3. | Use a Karnaugh map to minimize the following standard SOP expression: [4 marks] <br> $A \bar{B} C+\bar{A} B C+\bar{A} \bar{B} C+\bar{A} \bar{B} \bar{C}+A \bar{B} \bar{C}$ |


| 4. | The following sequences of bits (right-most bit first) appear on the inputs to a 4-bit |
| :--- | :--- | parallel adder shown in Fig. Determine the resulting sequence of bits on each sum output.

[4 marks]

5. If the input waveforms are applied to the decoding logic as indicated in Figure:
a. Write the output Boolean expression for $\boldsymbol{Y}$;
b. Sketch the output waveform in proper relation to the inputs.

6. Given the 4-bit register (SRG 4) in Figure.
a. Give the name of the type of this register;
b. Show the states of the register for the data input and clock waveforms in Figure. Assume that the register initially contains all is.


With best success


